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1. ABSTRACT
In chip multiprocessors (CMPs), limiting the number of
off-chip cache misses is crucial for good performance. Many
multithreaded programs provide opportunities for construc-
tive cache sharing, in which concurrently scheduled threads
share a largely overlapping working set. In this brief an-
nouncement, we highlight our ongoing study [4] comparing
the performance of two schedulers designed for fine-grained
multithreaded programs: Parallel Depth First (PDF) [2],
which is designed for constructive sharing, and Work Steal-
ing (WS) [3], which takes a more traditional approach.
Overview of schedulers. In PDF, processing cores are
allocated ready-to-execute program tasks such that higher
scheduling priority is given to those tasks the sequential pro-
gram would have executed earlier. As a result, PDF tends to
co-schedule threads in a way that tracks the sequential exe-
cution. Hence, the aggregate working set is (provably) not
much larger than the single thread working set [1]. In WS,
each processing core maintains a local work queue of ready-
to-execute threads. Whenever its local queue is empty, the
core steals a thread from the bottom of the first non-empty
queue it finds. WS is an attractive scheduling policy because
when there is plenty of parallelism, stealing is quite rare.
However, WS is not designed for constructive cache sharing,
because the cores tend to have disjoint working sets.
CMP configurations studied. We evaluated the perfor-
mance of PDF and WS across a range of simulated CMP
configurations. We focused on designs that have fixed-size
private L1 caches and a shared L2 cache on chip. For a fixed
die size (240 mm2), we varied the number of cores from 1 to
32. For a given number of cores, we used a (default) config-
uration based on current CMPs and realistic projections of
future CMPs, as process technologies decrease from 90nm
to 32nm.
Summary of findings. We studied a variety of benchmark
programs to show the following findings.
For several application classes, PDF enables significant
constructive sharing between threads, leading to better uti-
lization of the on-chip caches and reducing off-chip traffic
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Figure 1: PDF vs. WS for parallel merge sort
compared to WS. In particular, bandwidth-limited irregular
programs and parallel divide-and-conquer programs present
a relative speedup of 1.3–1.6X over WS, observing a 13–
41% reduction in off-chip traffic. An example is shown in
Figure 1, for parallel merge sort. For each schedule, the
number of L2 misses (i.e., the off-chip traffic) is shown on
the left and the speed-up over running on one core is shown
on the right, for 1 to 32 cores. Note that reducing the off-
chip traffic has the additional benefit of reducing the power
consumption. Moreover, PDF’s smaller working sets provide
opportunities to power down segments of the cache without
increasing the running time. Furthermore, when multiple
programs are active concurrently, the PDF version is also
less of a cache hog and its smaller working set is more likely
to remain in the cache across context switches.
For several other applications classes, PDF and WS have
roughly the same execution times, either because there is
only limited data reuse that can be exploited or because the
programs are not limited by off-chip bandwidth. In the lat-
ter case, the constructive sharing PDF enables does provide
the power and multiprogramming benefits discussed above.
Finally, most parallel benchmarks to date, written for
SMPs, use such a coarse-grained threading that they cannot
exploit the constructive cache behavior inherent in PDF. We
find that mechanisms to finely grain multithreaded applica-
tions are crucial to achieving good performance on CMPs.
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